



















- [58] WANG, M., ET AL. Efficient yield optimization for analog and sram circuits via gaussian process regression and adaptive yield estimation. *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.* 37 (2018), 1929–1942.
- [59] WANG, Y., ORSHANSKY, M., AND CARAMANIS, C. Enabling efficient analog synthesis by coupling sparse regression and polynomial optimization. In *Proceedings of the 51st ACM/EDAC/IEEE Design Automat. Conf. (DAC)* (2014), pp. 1–6.
- [60] WANG, Z., LEE, K. H., AND VERMA, N. Overcoming computational errors in sensing platforms through embedded machine-learning kernels. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* 23 (2015), 1459–1470.
- [61] WILLIAMS, C. K., AND RASMUSSEN, C. E., Eds. *Gaussian Processes for Machine Learning*, vol. 2. 2006.
- [62] WU, J., AND FRAZIER, P. The parallel knowledge gradient method for batch bayesian optimization. In *Proceedings of the Adv. Neural Inf. Process. Syst.* (2016), p. 3126–3134.
- [63] YANG, Y., ET AL. Smart-msp: A self-adaptive multiple starting point optimization approach for analog circuit synthesis. *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.* 37 (2018), 531–544.
- [64] YU, S., KRISHNAPURAM, B., STECK, H., RAO, R. B., AND ROSALES, R. Bayesian co-training. In *Proceedings of the Adv. Neural Inf. Process. Syst.* (2008), p. 1665–1672.